Active silicon detectors built on p-type substrate are a promising technological solution for large area silicon trackers such as those at the High Luminosity LHC, but the radiation hardness of this novel approach has to be evaluated. Active n-in-p strip detector prototypes CHESS2 for ATLAS with different substrate * Corresponding author.
Introduction
The High Luminosity LHC (HL-LHC) upgrade is foreseen to reach the instantaneous luminosity up to 5 × 10 34 cm −2 s −1 , resulting in up to 200 protonproton collisions within individual bunch crossings [1] . Since the existing Inner
Detector of the ATLAS experiment [2] is not designed for the resulting readout 5 rate and radiation damage it will have to be replaced in the Phase II Upgrade [3] . One technological option for the new detector is to use silicon sensors with CMOS readout electronics implemented on the same chip. To ensure sufficient radiation hardness and time resolution, charge collection has to rely on the drift of charge carriers in depletion zone. Therefore, the detector has to be designed 10 to allow usage of sufficiently high bias voltages.
One of the CMOS technologies that allow high bias voltages is called HV-
CMOS. The advantage of HV-CMOS detectors compared to traditional hybrid
silicon modules is a possibility of a greater segmentation with a corresponding improvement in tracking resolution. In addition, the possibility to produce 15 detectors in commercially available CMOS processes on industrial grade silicon wafers offered by a large number of vendors allows significantly simplified and faster production.
Depleted CMOS detectors are produced on p-type substrates, with a typical resistivity of 10 to a few 1000 Ω cm, and are usually operated under partial 20 depletion. Numerous studies such as [4] [5] [6] [7] [8] [9] [10] [11] have proved functionality of HV-CMOS detectors after irradiation to 2 × 10 15 n eq cm −2 , expected for the outer layers of the ATLAS pixel detector at the HL-LHC. It was found that radiation induced removal of initial acceptors is an important effect in these substrates [12] . As a result a deeper depletion with more available charge can be achieved,
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leading to a better performance and a potentially longer detector lifetime.
HV-CMOS technology has been investigated as an option for the strip detector at the upgraded ATLAS experiment. A prototype chip named CHESS2
(CMOS HV/HR Evaluation for Strip Sensors) was produced for this purpose.
This paper reports on effects of irradiation on charge collection in this detector. 
Sample and irradiation
The CHESS2 chip [13] has been produced by AMS in a 350 nm HV-CMOS process. The chip size is 18.6 mm × 24. The samples were irradiated with reactor neutrons in Jožef Stefan Institute's TRIGA reactor [14] , and with protons ( Figure 1) tively. The irradiation summary is shown in Measurements with all irradiated samples were carried out before and after annealing at 60
• C for 80 minutes. Annealing had no measurable effect on Edge-TCT measurements, whereas the amount of collected charge increased by 60 ≈ 10 % in annealed samples.
Edge-TCT measurements
In Edge-TCT a narrow laser beam (FWHM = 10 µm) is directed to the edge of the detector mounted on high precision moving stages. More details about this technique can be found in [16] . By measuring the response of the detector 65 to a laser pulse at different depths the dimension of the depletion region can be estimated (see [16] ). One dimensional Edge-TCT scans were made along the sample depth at the centre of the long side of the test structure. Depletion depth was evaluated as FWHM of resulting charge collection profiles. The dependence of depletion depth on bias voltage is shown in Figure 2 and a maximal depth of 120 µm is observed after 8.7 × 10 14 n eq cm −2 . However, the increase of the depletion depth in the sample irradiated at LANSCE to 7.8 × 10 14 n eq cm −2 is only marginal, but the received fluence is probably overestimated as discussed in Section 2. Increased depletion depth after irradiation was also measured on wafers with the initial resistivity of 50 and 200 Ω cm.
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Due to the higher substrate resistivity the depletion depth in these wafers is larger and in the 200 Ω cm wafer exceeds 70 µm at all fluences. In the 1000 Ω cm sample depletion depth could not be measured before irradiation because of an electrical breakdown. In irradiated chips of this resistivity the depletion depth decreases from 120 µm after 1 × 10 14 n eq cm −2 to 70 µm with increasing fluence,
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indicating that the effects of acceptor removal, if any, would be observed at lower fluences. For all initial resistivities the depletion depth is significantly larger after irradiation with protons than with neutrons at comparable fluences.
The data in Figure 2 were fitted with the function
where ε is electrical permittivity of silicon, e 0 the elementary charge, and N eff resistivity of the material -removal in low resistivity material generally occurs at higher fluences. The behaviour of N eff is described by the function [17] :
where N eff0 is the initial doping concentration, N c is the concentration of acceptors that are removed, c is the acceptor removal constant describing the characteristic fluence for the removal, and g C is stable damage introduction 105 rate. The function was fitted to the neutron irradiation data and the fit results are shown in Table 2 . For the 20, 50 and 200 Ω cm samples the factor g C was fixed to the value of 0.02 cm −1 [18, 19] . The fitted acceptor removal constants c are shown in Figure 4 and are compared with other CMOS detectors [7] [8] [9] [10] . Given that the acceptor removal is generally faster in less doped 110 material, the values of c for CHESS2 are lower than expected, especially for the 200 Ω cm material. However, the results are compatible with measurements on the H35Demo chips produced by the same manufacturer [9] . The measurements with the 1000 Ω cm sample were fitted with N eff = N eff0 + g C · Φ eq with N eff0
and g C as free parameters. The resulting value of g C = (0.020 ± 0.003) cm removal effect, however the value before irradiation could not be measured to 125 confirm this.
Charge collection measurements
For measurements of charge collection the sample was mounted between two collimators with 90 Sr source on one side and a scintillator coupled to a photomultiplier for triggering on the other side. The large pixel array was used by Edge-TCT the collected charge in proton irradiated samples is higher due to a larger depletion region. In the 1000 Ω cm sample irradiated at LANSCE to 7.8 × 10 14 n eq cm −2 (probably overestimated) a charge of 16000 electrons is measured which is more than expected in an unirradiated sample using an extrapolation from Figure 3 . This is an indication of acceptor removal also in 155 the highest resistivity substrate.
Measurements with Edge-TCT have shown depletion depths in the range of 30-150 µm, which would translate to 3000-15000 electrons of average deposited charge assuming an average charge deposition of 100 e-h pairs/µm [20] . However, the measured charge is about a factor of two lower from this figure. A 160 possible source of the mismatching is a low charge collection efficiency due to top biasing configuration described in Section 2. The shape of the electric field is such that charge carriers have to drift through a low electric field region at the end of the depletion zone in the substrate, where trapping probability is high after irradiation. As a result a substantial amount of charge carriers gets 165 trapped and does not contribute the full signal, resulting in a reduced charge collection efficiency. This particularly impacts charge collection in pad geometry, where the weighting field is relatively uniform. In case of pixel or strip geometry where the largest weighting field is close to the implants this effect would not affect charge collection so much. A mitigation of this effect could be 170 achieved by biasing the detector from the back, but this approach requires back plane processing [21] .
Conclusions
Charge collection in neutron and proton irradiated CHESS2 HV-CMOS chips was evaluated by Edge-TCT and minimum ionising electrons from 90 Sr. The measured charge is less than the amount of charge deposited in depletion region estimated with Edge-TCT. A similar observation was made in [21] , where the effect was attributed to biasing the detector from the top, causing charge 195 trapping in the low electric field region. This effect is smaller in segmented detectors or in detectors with a processed back plane.
